View MB89183_2096463.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ds07-12404-2e fujitsu semiconductor data sheet 8-bit proprietary microcontroller cmos f 2 mc-8l mb89180 series mb89181/182/183/p185/pv180 n description the mb89180 series has been developed as a general-purpose version of the f 2 mc*-8l family consisting of proprietary 8-bit, single-chip microcontrollers. in addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions such as dual-clock control system, five operating speed control stages, timers, a serial interface, a remote control transmission output, external interrupts, an lcd controller/driver, and a watch prescaler. *: f 2 mc stands for fujitsu flexible microcontroller. n features ?f 2 mc-8l family cpu core ? dual-clock control system ? high speed operation at low voltage ? minimum execution time: 0.95 m s/2.7 v, 1.33 m s/2.2 v ? i/o ports: max. 64 channels ? 21-bit time-base timer ? 8/16-bit timer/counter: 1 channel (8 bits 2 channels) ? 8-bit serial i/o: 1 channel ? lcd controller/driver: max. 32 segments outputs 4 commons (continued) n pac k ag e (fpt-64p-m06) (fpt-64p-m09) (mqp-64c-p01) 64-pin plastic qfp 64-pin plastic qfp 64-pin ceramic mqfp (fpt-64p-m03) 64-pin plastic sqfp
2 mb89180 series (continued) ? remote control transmission output ? buzzer output ? watch prescaler (15 bits) ? external interrupts (wake-up function) four independent channels with edge detection function plus eight l level-interrupt channels n product lineup (continued) mb89182 MB89183 mb89p185 mb89pv180 classification mass production products (mask rom products) one-time prom product piggyback/ evaluation product (for evaluation and development) rom size 4 k 8 bits (internal mask rom) 6 k 8 bits (internal mask rom) 8 k 8 bits (internal mask rom) 16k 8 bits (internal prom, programming with general- purpose eprom programmer) 32 k 8 bits (external rom) ram size 128 8 bits 256 8 bits 512 8 bits cpu functions number of instructions: 136 instruction bit length: 8 bits instruction length: 1 to 3 bytes data bit length: 1, 8, 16 bits minimum execution time: 0.95 m s/4.2 mhz interrupt processing time: 8.57 m s/4.2 mhz ports i/o ports (n-ch open drain): 8 (6 ports also serve as peripherals, and 3 ports are a heavy-current drive type.) output ports (n-ch open drain): 18 (16 ports also serve as segment pins* 1 , and 2 ports serve as booster capacitor connection pins.) i/o ports (cmos): 16 (12 ports also serve as an external interrupt, and 8 ports also serve as segment pins* 1 .) output port (cmos): 1 (also serves as a remote control pin.) total: 43 (max.) 8/16-bit timer/ counter 8-bit timer/counter 2 channels or 16-bit event counter 1 channel 8-bit serial i/o 8 bits lsb first/msb first selectability ldc controller/driver common output: 4 (com2 and com3 also serve as output ports.) segment output: 32 (max.)* 1 bias power supply pins: 3 lcd display ram size: 32 4 bits dividing resistor for lcd driving (external resistor selectability) external interrupt (wake-up function) 4 channels (edge selection, also serve as segment pins.)* 1 8 channels (only for a level interrupt) mb89181 part number parameter
3 mb89180 series (continued) *1: selected by the mask option. see section n mask options. *2: varies with conditions such as the operating frequency and the connected ice. (see section n electrical characteristics.) *3: the operation at less than 2.2 v is assured separately. please contact fujitsu limited. mb89182 MB89183 mb89p185 mb89pv180 buzzer output 1 (7 frequency types are selectable by software.) remote control transmission output 1 (pulse width and cycle are selectable by software.) standby mode sleep mode, stop mode, and watch mode process cmos operating voltage* 2 2.2 v* 3 to 6.0 v 2.7 v to 6.0 v eprom for use ? mbm27c256a-20tv (lcc package) mb89181 part number parameter
4 mb89180 series n package and corresponding products : available : not available note: for more information about each package, see section n package dimensions. n differences among products 1. memory size before evaluating using the piggyback product, verify its differences from the product that will actually be used. take particular care on the following points: ? on the mb89181, addresses 0140 h and later of the register bank cannot be used. on the mb89182, MB89183, and mb89p185 microcontrollers, addresses 0180 h and later of the register bank cannot be used. ? on the mb89p185, addresses bff0 h to bff5 h comprise the option setting area, option settings can be read by reading these addresses. ? the stack area, etc., is set at the upper limit of the ram. 2. current consumption ? in the case of the mb89pv180, add the current consumed by the eprom which is connected to the top socket. ? when operated at low speed, the product with an otprom (one-time prom) or an eprom will consume more current than the product with a mask rom. however, the current consumption in sleep/stop modes is the same. (for more information, see section n electrical characteristics. ) 3. mask options functions that can be selected as options and how to designate these options vary by the product. before using options check section n mask options. take particular care on the following point: ? options are fixed on the mb89pv180 except the segment output selection. package mb89181 mb89182 MB89183 mb89p185 mb89pv180 fpt-64p-m06 fpt-64p-m09 fpt-64p-m03 mqp-64c-p01
5 mb89180 series n pin assignment 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 seg4 seg5 seg6 seg7 seg8/p40 seg9/p41 seg10/p42 seg11/p43 seg12/p44 seg13/p45 seg14/p46 seg15/p47 seg16/p50 seg17/p51 seg18/p52 seg19/p53 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 p03/int23 p04/int24 p05/int25 p06/int26 p07/int27 rst x0a x1a moda x0 x1 p20/ec p21 * 2 p22/to p23/si p24/so 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 seg3 seg2 seg1 seg0 com0 com1 com2/p31 com3/p32 v cc v3 v2 v1 p30/rco p00/int20 p01/int21 p02/int22 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 * 1 seg20/p54 * 1 seg21/p55 * 1 seg22/p56 * 1 seg23/p57 * 1 seg24/int10/p10 * 1 seg25/int11/p11 * 1 seg26/int12/p12 v ss * 1 seg27/int13/p13 * 1 seg28/p14 * 1 seg29/p15 * 1 seg30/p16 * 1 seg31/p17 * 2 buz/p27 * 2 p26 sck/p25 (fpt-64p-m03) * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 (top view) *1: selected using the mask option (in units of 4 pins). *2: n-ch open drain heavy-current drive type
6 mb89180 series 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 seg4 seg5 seg6 seg7 seg8/p40 seg9/p41 seg10/p42 seg11/p43 seg12/p44 seg13/p45 seg14/p46 seg15/p47 seg16/p50 seg17/p51 seg18/p52 seg19/p53 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 p03/int23 p04/int24 p05/int25 p06/int26 p07/int27 rst x0a x1a moda x0 x1 p20/ec p21 * 2 p22/to p23/si p24/so 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 seg3 seg2 seg1 seg0 com0 com1 com2/p31 com3/p32 v cc v3 v2 v1 p30/rco p00/int20 p01/int21 p02/int22 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 * 1 seg20/p54 * 1 seg21/p55 * 1 seg22/p56 * 1 seg23/p57 * 1 seg24/int10/p10 * 1 seg25/int11/p11 * 1 seg26/int12/p12 v ss * 1 seg27/int13/p13 * 1 seg28/p14 * 1 seg29/p15 * 1 seg30/p16 * 1 seg31/p17 * 2 buz/p27 * 2 p26 sck/p25 (fpt-64p-m09) * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 *1: selected using the mask option (in units of 4 pins). *2: n-ch open drain heavy-current drive type (top view)
7 mb89180 series 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 seg3 seg4 seg5 seg6 seg7 seg8/p40 seg9/p41 seg10/p42 seg11/p43 seg12/p44 seg13/p45 seg14/p46 seg15/p47 seg16/p50 seg17/p51 seg18/p52 seg19/p53 seg20/p54 seg21/p55 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 p01/int21 p02/int22 p03/int23 p04/int24 p05/int25 p06/int26 p07/int27 rst x0a x1a moda x0 x1 p20/ec p21* 2 p22/to p23/si p24/so p25/sck 64 63 62 61 60 59 58 57 56 55 54 53 52 seg2 seg1 seg0 com0 com1 com2/p31 com3/p32 v cc v3 v2 v1 p30/rco p00/int20 20 21 22 23 24 25 26 27 28 29 30 31 32 * 1 seg22/p56 * 1 seg23/p57 * 1 seg24/int10/p10 * 1 seg25/int11/p11 * 1 seg26/int12/p12 v ss * 1 seg27/int13/p13 * 1 seg28/p14 * 1 seg29/p15 * 1 seg30/p16 * 1 seg31/p17 * 2 buz/p27 * 2 p26 (fpt-64p-m06) * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 (top view) *1: selected using the mask option (in units of 4 pins). *2: n-ch open drain heavy-current drive type
8 mb89180 series ? pin assignment on package top (mb89pv180 only) n.c.: internally connected. do not use. pin no. pin name pin no. pin name pin no. pin name pin no. pin name 65 n.c. 73 a2 81 n.c. 89 oe 66 v pp 74 a1 82 o4 90 n.c. 67a1275a083o591a11 68 a7 76 n.c. 84 o6 92 a9 69 a6 77 o1 85 o7 93 a8 70 a5 78 o2 86 o8 94 a13 71 a4 79 o3 87 ce 95 a14 72 a3 80 v ss 88 a10 96 v cc 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 seg3 seg4 seg5 seg6 seg7 seg8/p40 seg9/p41 seg10/p42 seg11/p43 seg12/p44 seg13/p45 seg14/p46 seg15/p47 seg16/p50 seg17/p51 seg18/p52 seg19/p53 seg20/p54 seg21/p55 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 p01/int21 p02/int22 p03/int23 p04/int24 p05/int25 p06/int26 p07/int27 rst x0a x1a moda x0 x1 p20/ec p21* 2 p22/to p23/si p24/so p25/sck 64 63 62 61 60 59 58 57 56 55 54 53 52 seg2 seg1 seg0 com0 com1 com2/p31 com3/p32 v cc v3 v2 v1 p30/rco p00/int20 20 21 22 23 24 25 26 27 28 29 30 31 32 * 1 seg22/p56 * 1 seg23/p57 * 1 seg24/int10/p10 * 1 seg25/int11/p11 * 1 seg26/int12/p12 v ss * 1 seg27/int13/p13 * 1 seg28/p14 * 1 seg29/p15 * 1 seg30/p16 * 1 seg31/p17 * 2 buz/p27 * 2 p26 * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 * 1 85 86 87 88 89 90 91 92 93 77 76 75 74 73 72 71 70 69 84 83 82 81 80 79 78 94 95 96 65 66 67 68 ( top view ) (mqp-64c-p01) *1: selected using the mask option (in units of 4 pins). *2: n-ch open drain heavy-current drive type
9 mb89180 series n pin description (continued) *1: fpt-64p-m09 *2: fpt-64p-m06 *3: fpt-64p-m03 *4: mqp-64c-p01 pin no. pin name circuit type function qfp *1 sqfp *3 qfp *2 mqfp *4 39 40 x0 a main clock crystal oscillator pins cr oscillation selectability (only for the mask rom products) 38 39 x1 40 41 moda c operating mode selection pin connect directly to v ss. 43 44 rst d reset i/o pin this pin is an n-ch open drain output type with a pull- up resistor, and hysteresis input type. l is output from this pin by an internal reset source. the internal circuit is initialized by the input of l. 44 to 51 45 to 52 p07/int27 to p00/int20 e general-purpose i/o ports also serve as external interrupt 2 input (wake-up function). external interrupt 2 input is hysteresis input. 21 to 23 22 to 24 p10/int10/ seg24 to p12/int12/ seg26 e/k general-purpose i/o ports also serve as external interrupt 1 input. the interrupt 1 input is a hysteresis type. also serve as lcd controller/driver segment output. switching is done by the mask option. 25 26 p13/int13/ seg27 26 to 29 27 to 30 p14/seg28 to p17/seg31 f/k general-purpose i/o ports also serve as lcd controller/driver segment output. switching is done by the mask option. 37 38 p20/ec h general-purpose n-ch open-drain i/o port also serves as the external clock input for the 8-bit timer counter. the resource is a hysteresis input type. 36 37 p21 i general-purpose n-ch open-drain i/o port 35 36 p22/to i general-purpose n-ch open-drain i/o port also serves as the 8-bit timer/counter output 34 35 p23/si h general-purpose n-ch open-drain i/o port also serves as the data input for the 8-bit serial i/o. the resource is a hysteresis input type. 33 34 p24/so i general-purpose n-ch open-drain i/o port also serves as the data output for the 8-bit serial i/o. 32 33 p25/sck h general-purpose n-ch open-drain i/o port also serves as the clock i/o for the 8-bit serial i/o. the resource is a hysteresis input type.
10 mb89180 series (continued) *1: fpt-64p-m09 *2: fpt-64p-m06 *3: fpt-64p-m03 *4: mqp-64c-p01 pin no. pin name circuit type function qfp *1 sqfp *3 qfp *2 mqfp *4 31 32 p26 i general-purpose n-ch open-drain i/o port 30 31 p27/buz i general-purpose n-ch open-drain i/o port also serves as a buzzer output. 52 53 p30/rco g general-purpose output-only port also serves as a remote control transmission output pin. 13 to 20 14 to 21 p50/seg16 to p57/seg23 j/k n-ch open-drain type general-purpose output ports also serve as lcd controller/driver segment output pins. switching is done by the mask option. 5 to 12 6 to 13 p40/seg8 to p47/seg15 j/k 61 to 64, 1 to 4 62 to 64, 1 to 5 seg7 to seg0 k lcd controller/driver segment output-only pins 57, 58 58, 59 com3/p32, com2/p31 l n-ch open-drain type general-purpose output ports also serve as lcd controller/driver common output pins. 59, 60 60, 61 com1, com0 k lcd controller/driver common output-only pins 53, 54, 55 54, 55, 56 v1, v2, v3 lcd driving power supply pins 42 43 x0a b subclock crystal oscillator pins (32.768 khz) 41 42 x1a 56 57 v cc ? power supply pin 24 25 v ss ? power supply (gnd) pin
11 mb89180 series ? external eprom pins (mb89pv180 only) pin no. pin name i/o function 66 v pp o h level output pin 67 68 69 70 71 72 73 74 75 a12 a7 a6 a5 a4 a3 a2 a1 a0 o address output pins 77 78 79 o1 o2 o3 i data input pins 80 v ss o power supply (gnd) pin 82 83 84 85 86 o4 o5 o6 o7 o8 i data input pins 87 ce o rom chip enable pin outputs h during standby. 88 a10 o address output pin 89 oe o rom output enable pin outputs l at all times. 91 92 93 a11 a9 a8 o address output pins 94 a13 o 95 a14 o 96 v cc o eprom power supply pin 65 76 81 90 n.c. internally connected pins be sure to leave them open.
12 mb89180 series n i/o circuit type (continued) type circuit remarks a ? crystal or ceramic oscillation type (main clock) at an oscillation feedback resistor of approximately 1 m w /5.0 v ? cr oscillation type (main clock) (selectable only for the mb89181/182/183) b ? crystal or ceramic oscillation type (subclock) ? at an oscillation feedback resistor of approximately 4.5 m w /5.0 v c d ? output pull-up resistor ? p-ch of approximately 50 k w /5.0 v ? hysteresis input e ? cmos i/o the resource is a hysteresis input type. ? pull-up resistor optional (mb89181/182/183/p185) f ? cmos i/o ? pull-up resistor optional (mb89181/182/183/p185) x1 x0 standby control signal x1 x0 standby control signal x1a x0a standby control signal r p-ch n-ch p-ch n-ch port resource r p-ch p-ch n-ch r p-ch
13 mb89180 series (continued) type circuit remarks g ? cmos output ? the p-ch output is a heavy-current drive type. h ? n-ch open-drain i/o ? cmos input ? the resource is a hysteresis input type. ? pull-up resistor optional (mb89181/182/183) i ? n-ch open-drain i/o ? cmos input ? p21, p26, and p27 are a heavy-current drive type. ? pull-up resistor optional (mb89181/182/183) j ? n-ch open-drain output ? pull-up resistor optional (mb89181/182/183) k ? lcd controller/driver segment output l ? n-ch open-drain output ? common output p-ch n-ch port n-ch resource r p-ch n-ch r p-ch n-ch r p-ch p-ch n-ch p-ch n-ch n-ch p-ch n-ch p-ch n-ch
14 mb89180 series n handling devices 1. preventing latchup latchup may occur on cmos ics if voltage higher than v cc or lower than v ss is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on 1. absolute maximum ratings in section n electrical characteristics is applied between v cc and v ss . when latchup occurs, power supply current increases rapidly and might thermally damage elements. when using, take great care not to exceed the absolute maximum ratings. also, take care to prevent the analog power supply (av cc and avr) and analog input from exceeding the digital power supply (v cc ) when the analog system power supply is turned on and off. 2. treatment of unused input pins leaving unused input pins open could cause malfunctions. they should be connected to a pull-up or pull-down resistor. 3. treatment of power supply pins on microcontrollers with a/d and d/a converters connect to be av cc = davc = v cc and av ss = avr = v ss even if the a/d and d/a converters are not in use. 4. treatment of n.c. pins be sure to leave (internally connected) n.c. pins open. 5. power supply voltage fluctuations although v cc power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. stabilizing voltage supplied to the ic is therefore important. as stabilization guidelines, it is recommended to control power so that v cc ripple fluctuations (p-p value) will be less than 10% of the standard v cc value at the commercial frequency (50 to 60 hz) and the transient fluctuation rate will be less than 0.1 v/ms at the time of a momentary fluctuation such as when power is switched. 6. precautions when using an external clock even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and wake-up from stop mode.
15 mb89180 series n programming to the eprom on the mb89p875 the mb89p185 is an otprom version of the mb89180 series. 1. features ? 16-kbyte prom on chip ? options can be set using the eprom programmer. ? equivalency to the mbm27c256a in eprom mode (when programmed with the eprom programmer) 2. memory space memory space in the eprom mode is diagrammed below. 3ff0 h 4000 h option area program area (eprom) 16 kb vacancy (read value undefined) 7fff h i/o ram not available not available rom 16 kb 0000 h 0080 h 0180 h 8000 h c000 h ffff h normal operating mode eprom mode (corresponding address on the eprom programmer) 0000 h 3ff6 h vacancy (read value undefined)
16 mb89180 series 3. programming to the eprom in eprom mode, the mb89p185 functions equivalent to the mbm27c256a. this allows the prom to be programmed with a general-purpose eprom programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter. ? programming procedure (1) set the eprom programmer to the mbm27c256a. (2) load program data into the eprom programmer at 4000 h to 7fff h (note that addresses c000 h to ffff h in operating mode assign to 4000 h to 7fff h in eprom mode). program to 4000 h to 7fff h with the eprom programmer. (3) load option data into addresses 3ff0 h to 3ff5 h of the eprom programmer. (for information about each corresponding option, see 7. prom option bit map.) program to 3ff0 h to 3ff5 h with the eprom programmer. 4. recommended screening conditions high-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked otprom microcomputer program. 5. programming yield all bits cannot be programmed at fujitsu shipping test to a blanked otprom microcomputer, due to its nature. for this reason, a programming yield of 100% cannot be assured at all times. 6. eprom programmer socket adapter inquiry: sun hayato co., ltd.: tel 81-3-3802-5760 note: depending on the eprom programmer, inserting a capacitor of about 0.1 m f between v pp and v ss or v cc and v ss can stabilize programming operations. package compatible socket adapter fpt-64p-m09 rom-64qf2-28dp-8l2 fpt-64p-m06 rom-64qf-28dp-8l3 program, verify aging +150?, 48 hrs. data verification assembly
17 mb89180 series 7. prom option bit map the programming procedure is the same as that for the prom. options can be set by programming values at the addresses shown on the memory map. the relationship between bits and options is shown on the following bit map: notes: set each bit to 1 to erase. do not write 0 to the vacant bit. the read value of the vacant bit is 1, unless 0 is written to it. address 3ff6 h cannot be read and should not be accessed. bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 3ff0 h vacancy readable vacancy readable oscillation stabilization delay time vacancy readable reset pin output 1: yes 0: no clock mode selection 1: dual clock 0: single clock power-on reset 1: yes 0: no 3ff1 h p07 pull-up 1: no 0: yes p06 pull-up 1: no 0: yes p05 pull-up 1: no 0: yes p04 pull-up 1: no 0: yes p03 pull-up 1: no 0: yes p02 pull-up 1: no 0: yes p01 pull-up 1: no 0: yes p00 pull-up 1: no 0: yes 3ff2 h p17 pull-up 1: no 0: yes p16 pull-up 1: no 0: yes p15 pull-up 1: no 0: yes p14 pull-up 1: no 0: yes p13 pull-up 1: no 0: yes p12 pull-up 1: no 0: yes p11 pull-up 1: no 0: yes p10 pull-up 1: no 0: yes 3ff3 h vacancy readable vacancy readable vacancy readable vacancy readable vacancy readable vacancy readable vacancy readable vacancy readable 3ff4 h vacancy readable vacancy readable vacancy readable vacancy readable vacancy readable vacancy readable vacancy readable vacancy readable 3ff5 h vacancy readable vacancy readable vacancy readable vacancy readable vacancy readable vacancy readable vacancy readable vacancy readable wtm1 wtm0 see n mask options
18 mb89180 series n programming to the eprom with piggyback/evaluation device 1. eprom for use mbm27c256a-20tv 2. programming socket adapter to program to the prom using an eprom programmer, use the socket adapter (manufacturer: sun hayato co., ltd.) listed below. inquiry: sun hayato co., ltd.: tel 81-3-3802-5760 3. memory space memory space in each mode is diagrammed below. 4. programming to the eprom (1) set the eprom programmer to the mbm27c256a. (2) load program data into the eprom programmer at 4000 h to 7fff h . (3) program to 4000 h to 7fff h with the eprom programmer. package adapter socket part number lcc-32(rectangle) rom-32lc-28dp-yg lcc-32(square) rom-32lc-28dp-s 0000 h 4000 h not available eprom 16kb 7fff h i/o ram not available not available prom 16kb 0000 h 0080 h 0180 h 8000 h c000 h ffff h normal operating mode corresponding address in rom programmer
19 mb89180 series n block diagram main clock oscillator clock controller subclock oscillator (32.768 khz) 21-bit time-base timer external interrupt 2 (wake-up function) cmos i/o port n-ch open-drain output port (only p30 for cmos output port) port 0 f 2 mc-8l ram (256 8 bits max.) moda v cc v ss other pins x0 x1 x0a x1a rst p00/int20 to p07/int27 rom (8 k 8 bits max.) 8-bit timer/counter 8-bit serial i/o buzzer output n-ch open-drain i/o port p26 * 2 p21 * 2 p25/sck p24/so p23/si p27 * 2 /buz p14 to p17 internal bus remote control transmission output reset circuit cpu 8-bit timer/counter cmos i/o port external interrupt 1 (wake-up function) n-ch open-drain output port 4 4 4 4 8 4 8 2 3 4 4 4 4 16 8 8 p22/to p20/ec p10/int10 to p13/int13 seg28 to seg31 * 1 (also serve as p14 to p17.) seg24 to seg27 * 1 (also serve as p10 to p13.) seg0 to seg7 com0, com1 com2 (also serves as p31.) com3 (also serves as p32.) v1 to v3 p57/seg23 * 1 to p54/seg20 * 1 p53/seg19 * 1 to p50/seg16 * 1 p47/seg15 * 1 to p44/seg12 * 1 p43/seg11 * 1 to p40/seg8 * 1 lcd controller/driver p30/rco p31/com2 p32/com3 moda v cc v ss *1: the segment or port function is selected by the mask option. *2: n-ch open-drain heavy-current drive type 32 4 bits vram port 3 port 2 port 1 port 4 and port 5
20 mb89180 series n cpu core 1. memory space the microcontrollers of the mb89180 series offer a memory space of 64 kbytes for storing all of i/o, data, and program areas. the i/o area is located at the lowest address. the data area is provided immediately above the i/o area. the data area can be divided into register, stack, and direct areas according to the application. the program area is located at exactly the opposite end, that is, near the highest address. provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. the memory space of the mb89180 series is structured as illustrated below. memory space 0000 h 0080 h 0100 h 0200 h 0280 h 8000 h mb89pv180 i/o ram 512 b register unused external rom 32 kb 0000 h 0080 h 0100 h 0140 h f000 h ffff h mb89181 i/o ram 128 b register rom 4 kb 0000 h 0080 h 0100 h 0180 h e800 h ffff h mb89182 i/o register rom 6kb 0000 h 0080 h 0100 h 0180 h e000 h ffff h MB89183 i/o ram 256 b ram 256 b register rom 8 kb 0000 h 0080 h 0100 h 0180 h c000 h ffff h mb89p185 i/o ram 256 b register rom 16 kb ffff h unused unused unused unused unused 00c0 h
21 mb89180 series 2. registers the f 2 mc-8l family has two types of registers; dedicated registers in the cpu and general-purpose registers in the memory. the following dedicated registers are provided: program counter (pc): a 16-bit register for indicating instruction storage positions accumulator (a): a 16-bit temporary register for storing arithmetic operations, etc. when the instruction is an 8-bit data processing instruction, the lower byte is used. temporary accumulator (t): a 16-bit register which performs arithmetic operations with the accumulator when the instruction is an 8-bit data processing instruction, the lower byte is used. index register (ix): a 16-bit register for index modification extra pointer (ep): a 16-bit pointer for indicating a memory address stack pointer (sp): a 16-bit register for indicating a stack area program status (ps): a 16-bit register for storing a register pointer, a condition code the ps can further be divided into higher 8 bits for use as a register bank pointer (rp) and the lower 8 bits for use as a condition code register (ccr). (see the diagram below.) pc a t ix ep sp ps 16 bits : program counter : accumulator : temporary accumulator : index register : extra pointer : stack pointer : program status fffd h undefined undefined undefined undefined undefined i-flag = 0, il1, 0 = 11 other bits are undefined. initial value structure of the program status register vacancy vacancy vacancy h i il1, 0 n z vc 54 rp ps 109876 3210 15 14 13 12 11 rp ccr
22 mb89180 series the rp indicates the address of the register bank currently in use. the relationship between the pointer contents and the actual address is based on the conversion rule illustrated below. the ccr consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of cpu operations at the time of an interrupt. h-flag: set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. cleared otherwise. this flag is for decimal adjustment instructions. i-flag: interrupt is allowed when this flag is set to 1. interrupt is prohibited when the flag is set to 0. set to 0 when reset. il1, 0: indicates the level of the interrupt currently allowed. processes an interrupt only if its request level is higher than the value indicated by this bit. n-flag: set if the msb is set to 1 as the result of an arithmetic operation. cleared when the bit is set to 0. z-flag: set when an arithmetic operation results in 0. cleared otherwise. v-flag: set if the complement on 2 overflows as a result of an arithmetic operation. reset if the overflow does not occur. c-flag: set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. cleared otherwise. set to the shift-out value in the case of a shift instruction. il1 il0 interrupt level high-low 00 1 high low = no interrupt 01 10 2 11 3 rule for conversion of actual addresses of the general-purpose register area 0 a15 0 a14 0 a13 0 a12 0 a11 0 a10 0 a9 1 a8 r4 a7 r3 a6 r2 a5 r1 a4 r0 a3 b2 a2 b1 a1 b0 a0 rp generated addresses lower op codes
23 mb89180 series the following general-purpose registers are provided: general-purpose registers: an 8-bit register for storing data the general-purpose registers are 8 bits and located in the register banks of the memory. one bank contains eight registers. up to a total of 8 banks can be used on the mb89181 (ram 128 8 bits) and a total of 16 banks can be used on the mb89182/183 (ram 256 8 bits). the bank currently in use is indicated by the register bank pointer (rp). note: the number of register banks that can be used varies with the ram size. register bank configuration r 0 r 1 r 2 r 3 r 4 r 5 r 6 r 7 this address = 0100 h + 8 (rp) memory area 8 banks (mb89181) 16 banks (mb89182/183)
24 mb89180 series n i/o map (continued) address read/write register name register description 00 h (r/w) pdr0 port 0 data register 01 h (w) ddr0 port 0 data direction register 02 h (r/w) pdr1 port 1 data register 03 h (w) ddr1 port 1 data direction register 04 h (r/w) pdr2 port 2 data register 05 h (w) ddr2 port 2 data direction register 06 h vacancy 07 h (r/w) sycc system clock control register 08 h (r/w) stbc standby control register 09 h (r/w) wdtc watchdog timer control register 0a h (r/w) tbtc time-base timer control register 0b h (r/w) wpcr watch prescaler control register 0c h (r/w) pdr3 port 3 data register 0d h vacancy 0e h (r/w) pdr4 port 4 data register 0f h (r/w) pdr5 port 5 data register 10 h (r/w) bzcr buzzer register 11 h vacancy 12 h vacancy 13 h vacancy 14 h (r/w) rcr1 remote control transmission control register 1 15 h (r/w) rcr2 remote control transmission control register 2 16 h vacancy 17 h vacancy 18 h (r/w) t2cr timer 2 control register 19 h (r/w) t1cr timer 1 control register 1a h (r/w) t2dr timer 2 data register 1b h (r/w) t1dr timer 1 data register 1c h (r/w) smr1 serial mode register 1d h (r/w) sdr1 serial mode register 1e h to 2f h vacancy
25 mb89180 series (continued) note: do not use vacancies. address read/write register name register description 30 h (r/w) eie1 external interrupt 1 enable register 31 h (r/w) eif1 external interrupt 1 flag register 32 h (r/w) eie2 external interrupt 2 enable register 33 h (r/w) eif2 external interrupt 2 flag register 34 h to 5f h vacancy 60 h to 6f h (r/w) vram display data ram 70 h to 71 h vacancy 72 h (r/w) lcr1 lcd controller/driver control register 1 73 h to 7b h vacancy 7c h (w) ilr1 interrupt level setting register 1 7d h (w) ilr2 interrupt level setting register 2 7e h (w) ilr3 interrupt level setting register 3 7f h vacancy
26 mb89180 series n electrical characteristics 1. absolute maximum ratings (v ss = 0.0 v) (continued) parameter symbol value unit remarks min. max. power supply voltage v cc v ss C 0.3 v ss + 7.0 v lcd power supply voltage v1 to v3 v ss C 0.3 v ss + 7.0 v v1 to v3 must not exceed v cc . input voltage v i1 v ss C 0.3 v cc + 0.3 v v i1 must not exceed vss + 7.0 v. except p20 to p27 without a pull- up resistor v i2 v ss C 0.3 v ss + 7.0 v p20 to p27 without a pull-up resistor output voltage v o1 v ss C 0.3 v cc + 0.3 v v o1 must not exceed vss + 7.0 v. except p20 to p27, p40 to p47, and p50 to p57 without a pull-up resistor v o2 v ss C 0.3 v ss + 7.0 v p20 to p27, p40 to p47, and p50 to p57 without a pull-up resistor l level output current i ol1 ? 10 ma except p21, p26, p27, and power supply pins i ol2 ? 20 ma p21, p26, and p27 l level average output current i olav1 ? 4ma average value (operating current operating rate) except p21, p26, p27, and power supply pins i olav2 ? 8ma average value (operating current operating rate) p21, p26, and p27 l level total output current ? i ol ? 80 ma l level total average output current ? i olav ? 40 ma average value (operating current operating rate) h level output current i oh1 ? C5 ma except p30 and power supply pins i oh2 ? C10 ma p30
27 mb89180 series (continued) (v ss = 0.0 v) precautions: permanent device damage may occur if the above absolute maximum ratings are exceeded. functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. exposure to absolute maximum rating conditions for extended periods may affect device reliability. 2. recommended operating conditions (v ss = 0.0 v) *1: the minimum operating power supply voltage varies with the operating frequency and execution time (instruction cycle). *2: the liquid-crystal power supply range and optimum value vary depending on the characteristics of the liquid- crystal display element used. parameter symbol value unit remarks min. max. h level average output current i ohav1 ? C2 ma average value (operating current operating rate) except p30 and power supply pins i ohav2 ? C4 ma average value (operating current operating rate) p30 h level total output current ? i oh ? C20 ma h level total average output current ? i ohav ? C10 ma average value (operating current operating rate) power consumption p d ? 300 mw operating temperature t a C40 +85 c storage temperature tstg C55 +150 c parameter symbol value unit remarks min. max. power supply voltage v cc 2.2* 1 6.0 v guaranteed normal operation range, applicable to the mask rom products 2.7* 1 6.0 v mb89p185/pv180 1.5 6.0 v ram data holding assurance range in stop mode power supply voltage for lcd v1 to v3 v ss v cc * 2 v v1 to v3 pins operating temperature t a C40 +85 c
28 mb89180 series figure 1 operating voltage vs. main clock operating frequency 1 2 3 4 5 6 234 4.0 2.0 0.8 1 0 5 1.0 operation assurance range operating voltage (v) main clock operating frequency (mhz) note: the shaded area is assured only for the mb89181/182/183. minimum execution time (instruction cycle) ( m s)
29 mb89180 series 3. dc characteristics (v cc = +5.0 v, av ss = v ss = 0.0 v, t a = C40 c to +85 c) (continued) parameter symbol pin condition value unit remarks min. typ. max. h level input voltage v ih p00 to p07, p10 to p17, p20 to p27 0.7 v cc v cc + 0.3 v cmos input v ihs rst , moda, ec, si, sck, int10 to int13, int20 to int27 0.8 v cc v cc + 0.3 v hysteresis input l level input voltage v il p00 to p07, p10 to p17, p20 to p27 v ss C 0.3 0.3 v cc v cmos input v ils rst , moda, ec, si, sck, int10 to int13, int20 to int27 v ss C 0.3 0.2 v cc v hysteresis input open-drain output pin application voltage v d p20 to p27, p40 to p47, p50 to p57 v ss C 0.3 v ss + 6.0 v without pull- up resistor h level output voltage v oh1 p00 to p07, p10 to p17 i oh = C2.0 ma 2.4 v v oh2 p30 i oh = C6.0 ma 4.0 v l level output voltage v ol p00 to p07, p10 to p17, p20, p22 to p25, p30 to p32, p40 to p47, p50 to p57 i ol = +1.8 ma 0.4 v v ol2 p21, p26, p27 i ol = +8.0 ma 0.4 v v ol3 rst i ol = +4.0 ma 0.4 v input leakage current (hi-z output leakagecurrent) i li1 moda, p00to p07, p10 to p17, p30 to p32 0.0 v < v i < v cc 5 m a without pull- up resistor i li2 p20 to p27, p40 to p47, p50 to p57 0.0 v < v i < 6 v 1 m a without pull- up resistor pull-up resistance r pull p00 to p07, p10 to p17, p20 to p27, p40 to p47, p50 to p57, rst v i = 0.0 v 25 50 100 k w without pull- up resistor common output impedance r vcom com0 to com3 v1 to v3 = 5.0 v 2.5k w segment output impedance r vseg seg0 to seg31 v1 to v3 = 5.0 v 15 k w
30 mb89180 series (continued) (v cc = +5.0 v, av ss = v ss = 0.0 v, t a = C40 c to +85 c) *1: the measurement conditions of power supply current are as follows: the external clock, open output pins, and the external lcd dividing resistor. in the case of the mb89pv180, the current consumed by the connected eprom and ice is not included. *2: for information on t inst , see (4) instruction cycle in 4. ac characteristics. note: for pins which serve as the segment (seg8 to seg31) and ports (p10 to p17, p40 to p47, and p50 to p57), see the port parameter when these pins are used as ports and the segment parameter when they are used as segment pins. parameter symbol pin condition value unit remarks min. typ. max. lcd divided resistor value r lcd between v cc and v ss 300 500 750 k w lcd controller/ driver leakage current i lcdl v1 to v3, com0 to com3, seg0 to seg31 1 m a power supply current *2 i cc1 v cc f ch = 4.2 mhz v cc = 5.0 v t inst *2 = 0.95 m s ? main clock operation mode 3.0 4.5 ma mb89181/ 182/183/ pv180 3.8 6.0 ma mb89p185 i cc2 f ch = 4.2 mhz v cc = 3.0 v t inst *2 = 15.2 m s ? main clock operation mode 0.25 0.4 ma mb89181/ 182/183/ pv180 0.85 1.4 ma mb89p185 i ccl f cl = 32.768 khz v cc = 3.0 v t inst *2 = 61 m s ? subclock operation mode 0.05 0.1 ma mb89181/ 182/183/ pv180 0.65 1.1 ma mb89p185 i ccs1 f ch = 4.2 mhz v cc = 5.0 v t inst *2 = 0.95 m s ? main clock sleep mode 0.8 1.2 ma i ccs2 f ch = 4.2 mhz v cc = 3.0 v t inst *2 = 15.2 m s ? main clock sleep mode 0.2 0.3 ma i ccsl f cl = 32.768 khz v cc = 3.0 v t inst *2 = 61 m s ? subclock mode 2550 m a i cct f cl = 32.768 khz v cc = 3.0 v ? watch mode 1015 m a i cch t a = +25 c v cc = 5.0 v ? stop mode 0.1 1 m a mb89181/ 182/183 0.110 m a mb89pv18 0/p185 input capacitance c in other v cc and v ss f = 1 mhz 10 pf
31 mb89180 series 4. ac characteristics (1) reset timing (v ss = 0.0 v, t a = C40 c to +85 c) (2) power-on reset (v ss = 0.0 v, t a = C40 c to +85 c) note: make sure that power supply rises within the selected oscillation stabilization time. if power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended. parameter symbol condition value unit remarks min. max. rst l pulse width t zlzh 48 t hcyl ns parameter symbol condition value unit remarks min. max. power supply rising time t r 50 ms power-on reset function only power supply cut-off time t off 1 ms due to repeated operations 0.2 v cc 0.2 v cc rst t zlzh 0.2 v 0.2 v 2.0 v 0.2 v t r v cc t off
32 mb89180 series (3) clock timing (v ss = 0.0 v, t a = C40 c to +85 c) parameter symbol pin value unit remarks min. typ. max. clock frequency f ch x0, x1 1 4.2 mhz main clock f cl x0a, x1a 32.768 khz subclock clock cycle time t hcyl x0, x1 238 1000 ns main clock t lcyl x0a, x1a 30.5 m s subclock input clock pulse width p wh p wl x0 20 ns external clock p whl p wll x0a 15.2 m s input clock pulse rising/ falling time t cr t cf x0, x0a 10 ns x0 x1 x0 x1 c 1 c 2 f ch open x0 x1 c f ch r 1 when crystal or ceramic resonator is used when an external clock is used when cr oscillation option is used t cf f ch t hcyl 0.8 v cc 0.2 v cc x0 p wh p wl t cr x0 and x1 timing and conditions main clock conditions
33 mb89180 series (4) instruction cycle parameter symbol value (typical) unit remarks instruction cycle (minimum execution time) t inst 4/f ch , 8/f ch , 16/f ch , 64/f ch m s (4/f ch ) t inst = 0.95 m s when operating at f ch = 4.2 mhz 2/f cl m s t inst = 61.036 m s when operating at f cl = 32.768 khz x0a x1a c 1 c 2 f cl open x0a x1a when crystal or ceramic resonator is used when single-clock option is used r 2 x0a x1a f cl open when an external clock is used t cf t lcyl 0.8 v cc 0.2 v cc x0a p whl p wll t cr x0a and x1a timing and conditions subclock conditions
34 mb89180 series (5) serial i/o timing (v cc = +5.0 v 10%, av ss = v ss = 0.0 v, t a = C40 c to +85 c) * : for information on t inst , see (4) instruction cycle. parameter symbol pin condition value unit remarks min. max. serial clock cycle time t scyc sck internal shift clock mode 2 t inst * m s sck ? so time t slov sck, so C200 200 ns valid si ? sck - t ivsh si, sck 0.5 t inst * m s sck - ? valid si hold time t shix sck, si 0.5 t inst * m s serial clock h pulse width t shsl sck external shift clock mode 1 t inst * m s serial clock l pulse width t slsh sck 1 t inst * m s sck ? so time t slov sck, so 0 200 ns valid si ? sck - t ivsh si, sck 0.5 t inst * m s sck - ? valid si hold time t shix sck, si 0.5 t inst * m s internal shift clock mode external shift clock mode t scyc t slov 0.2 v cc t shix t ivsh 0.8 v cc sck so si 0.2 v cc 0.8 v cc 0.8 v 2.4 v 0.8 v 2.4 v 0.8 v t slsh t slov 0.2 v cc t shix t ivsh 0.8 v cc sck so si 0.2 v cc 0.8 v cc 0.8 v 2.4 v 0.2 v cc 0.8 v cc 0.2 v cc 0.8 v cc t shsl
35 mb89180 series (6) peripheral input timing (v cc = +5.0 v 10%, av ss = v ss = 0.0 v, t a = C40 c to +85 c) * : for information on t inst, see (4) instruction cycle. parameter symbol pin value unit remarks min. max. peripheral input h pulse width 1 t ilih1 int10 to int13, ec 1 t inst * m s peripheral input l pulse width 1 t ihil1 int10 to int13, ec 1 t inst * m s peripheral input h pulse width 2 t ilih2 int20 to int27 2 t inst * m s peripheral input l pulse width 2 t ihil2 int20 to int27 2 t inst * m s 0.2 v cc 0.8 v cc t ihil1 int10 to int13, ec 0.2 v cc t ilih1 0.8 v cc 0.2 v cc 0.8 v cc t ihil2 int20 to int27 0.2 v cc t ilih2 0.8 v cc
36 mb89180 series n example characteristics 0 1.0 0.9 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0 C2 C4 C6 C8 C10 v cc = 2.0 v i oh (ma) v cc = 2.5 v v cc = 4.0 v v cc = 3.0 v v cc = 5.0 v v cc = 6.0 v C1 C3 C5 C7 C9 t a = +25 c v cc vs. v oh2 vs. i oh v cc vs. v oh2 (v) 0 1.0 0.9 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0 C1 C2 C3 C4 C5 v cc = 2.0 v i oh (ma) v cc = 2.5 v v cc = 4.0 v v cc = 3.0 v v cc = 5.0 v v cc = 6.0 v t a = +25 c v cc vs.v oh1 vs. i oh v cc vs. v oh1 (v) 0 1.0 0.9 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0 4 8 12 16 20 v cc = 2.0 v i ol (ma) v cc = 2.5 v v cc = 3.0 v v cc = 4.0 v v cc = 5.0 v v cc = 6.0 v 2 6 10 14 18 t a = +25 c v ol2 vs.i ol v ol2 (v) (1) l level output voltage (2) h level output voltage 0 0.6 0.5 0.4 0.3 0.2 0.1 0 i ol (ma) 246810 v cc = 2.0 v v cc = 3.0 v 13579 v cc = 4.0 v v cc = 5.0 v v cc = 6.0 v v cc = 2.5 v t a = +25 c v ol1 (v) v ol1 vs. i ol
37 mb89180 series (continued) (4) h level input voltage/l level input voltage (hysteresis input) (3) h level input voltage/l level input voltage (cmos input) (5) power supply current (external clock) 1234567 5.0 4.5 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5 0 v cc (v) t a = +25 c v in vs. v cc v in (v) 1234567 5.0 4.5 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5 0 v ihs v ils v cc (v) t a = +25 c v in vs. v cc v in (v) 5.0 4.5 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5 0 1234567 v cc (v) i cc1 vs. v cc (mask rom products) f ch = 3 mhz f ch = 4.2 mhz f ch = 1 mhz t a = +25 c i cc1 (ma) 1.0 0.9 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0 1234567 v cc (v) i cc2 vs. v cc (mask rom products) f ch = 3 mhz f ch = 4.2 mhz f ch = 1 mhz t a = +25 c i cc2 (ma) v ihs : threshold when input voltage in hysteresis v ils : threshold when input voltage in hysteresis characteristics is set to h level characteristics is set to l level
38 mb89180 series (continued) (continued) 1.2 0 1234567 v cc (v) 1.1 1.0 0.9 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 i ccs1 vs. v cc t a = +25 c i ccs1 (ma) f ch = 4.2 mhz f ch = 3 mhz f ch = 1 mhz 1.0 0.9 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0 1234567 v cc (v) i ccs2 vs. v cc f ch = 4.2 mhz f ch = 3 mhz f ch = 1 mhz t a = +25 c i ccs2 (ma) 200 180 160 140 120 100 80 60 40 20 0 1234567 v cc (v) i ccl vs. v cc (mask rom units) f cl = 32.768 khz t a = +25 c i ccl ( m a) 30 0 1234567 25 20 15 10 5 v cc (v) i cct vs. v cc f cl = 32.768 khz t a = +25 c i cct ( m a)
39 mb89180 series (continued) (6) pull-up resistance value 200 180 160 140 120 100 80 60 40 20 0 1234567 v cc (v) i ccsl vs. v cc f cl = 32.768 khz t a = +25 c i ccsl ( m a) 1234567 1,000 v cc (v) 10 50 500 100 t a = +25 c t a = +85 c t a = C40 c r pull (k w ) r pull vs. v cc
40 mb89180 series n instructions execution instructions can be divided into the following four groups: ? transfer ? arithmetic operation ? branch ? others table 1 lists symbols used for notation of instructions. table 1 instruction symbols (continued) symbol meaning dir direct address (8 bits) off offset (8 bits) ext extended address (16 bits) #vct vector table number (3 bits) #d8 immediate data (8 bits) #d16 immediate data (16 bits) dir: b bit direct address (8:3 bits) rel branch relative address (8 bits) @ register indirect (example: @a, @ix, @ep) a accumulator a (whether its length is 8 or 16 bits is determined by the instruction in use.) ah upper 8 bits of accumulator a (8 bits) al lower 8 bits of accumulator a (8 bits) t temporary accumulator t (whether its length is 8 or 16 bits is determined by the instruction in use.) th upper 8 bits of temporary accumulator t (8 bits) tl lower 8 bits of temporary accumulator t (8 bits) ix index register ix (16 bits)
41 mb89180 series (continued) columns indicate the following: mnemonic: assembler notation of an instruction ~: number of instructions #: number of bytes operation: operation of an instruction tl, th, ah: a content change when each of the tl, th, and ah instructions is executed. symbols in the column indicate the following: ? C indicates no change. ? dh is the 8 upper bits of operation description data. ? al and ah must become the contents of al and ah immediately before the instruction is executed. ? 00 becomes 00. n, z, v, c: an instruction of which the corresponding flag will change. if + is written in this column, the relevant instruction will change its corresponding flag. op code: code of an instruction. if an instruction is more than one code, it is written according to the following rule: example: 48 to 4f ? this indicates 48, 49, ... 4f. symbol meaning ep extra pointer ep (16 bits) pc program counter pc (16 bits) sp stack pointer sp (16 bits) ps program status ps (16 bits) dr accumulator a or index register ix (16 bits) ccr condition code register ccr (8 bits) rp register bank pointer rp (5 bits) ri general-purpose register ri (8 bits, i = 0 to 7) indicates that the very is the immediate data. (whether its length is 8 or 16 bits is determined by the instruction in use.) ( ) indicates that the contents of is the target of accessing. (whether its length is 8 or 16 bits is determined by the instruction in use.) (( )) the address indicated by the contents of is the target of accessing. (whether its length is 8 or 16 bits is determined by the instruction in use.)
42 mb89180 series table 2 transfer instructions (48 instructions) notes: during byte transfer to a, t ? a is restricted to low bytes. operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (reverse arrangement of f 2 mc-8 family) mnemonic ~ # operation tl th ah n z v c op code mov dir,a mov @ix +off,a mov ext,a mov @ep,a mov ri,a mov a,#d8 mov a,dir mov a,@ix +off mov a,ext mov a,@a mov a,@ep mov a,ri mov dir,#d8 mov @ix +off,#d8 mov @ep,#d8 mov ri,#d8 movw dir,a movw @ix +off,a movw ext,a movw @ep,a movw ep,a movw a,#d16 movw a,dir movw a,@ix +off movw a,ext movw a,@a movw a,@ep movw a,ep movw ep,#d16 movw ix,a movw a,ix movw sp,a movw a,sp mov @a,t movw @a,t movw ix,#d16 movw a,ps movw ps,a movw sp,#d16 swap setb dir: b clrb dir: b xch a,t xchw a,t xchw a,ep xchw a,ix xchw a,sp movw a,pc 3 4 4 3 3 2 3 4 4 3 3 3 4 5 4 4 4 5 5 4 2 3 4 5 5 4 4 2 3 2 2 2 2 3 4 3 2 2 3 2 4 4 2 3 3 3 3 2 2 2 3 1 1 2 2 2 3 1 1 1 3 3 2 2 2 2 3 1 1 3 2 2 3 1 1 1 3 1 1 1 1 1 1 3 1 1 3 1 2 2 1 1 1 1 1 1 (dir) ? (a) ( (ix) +off ) ? (a) (ext) ? (a) ( (ep) ) ? (a) (ri) ? (a) (a) ? d8 (a) ? (dir) (a) ? ( (ix) +off) (a) ? (ext) (a) ? ( (a) ) (a) ? ( (ep) ) (a) ? (ri) (dir) ? d8 ( (ix) +off ) ? d8 ( (ep) ) ? d8 (ri) ? d8 (dir) ? (ah),(dir + 1) ? (al) ( (ix) +off) ? (ah), ( (ix) +off + 1) ? (al) (ext) ? (ah), (ext + 1) ? (al) ( (ep) ) ? (ah),( (ep) + 1) ? (al) (ep) ? (a) (a) ? d16 (ah) ? (dir), (al) ? (dir + 1) (ah) ? ( (ix) +off), (al) ? ( (ix) +off + 1) (ah) ? (ext), (al) ? (ext + 1) (ah) ? ( (a) ), (al) ? ( (a) ) + 1) (ah) ? ( (ep) ), (al) ? ( (ep) + 1) (a) ? (ep) (ep) ? d16 (ix) ? (a) (a) ? (ix) (sp) ? (a) (a) ? (sp) ( (a) ) ? (t) ( (a) ) ? (th),( (a) + 1) ? (tl) (ix) ? d16 (a) ? (ps) (ps) ? (a) (sp) ? d16 (ah) ? (al) (dir): b ? 1 (dir): b ? 0 (al) ? (tl) (a) ? (t) (a) ? (ep) (a) ? (ix) (a) ? (sp) (a) ? (pc) C C C C C al al al al al al al C C C C C C C C C al al al al al al C C C C C C C C C C C C C C C al al C C C C C C C C C C C C C C C C C C C C C C C C C ah ah ah ah ah ah C C C C C C C C C C C C C C C C ah C C C C C C C C C C C C C C C C C C C C C C C C C dh dh dh dh dh dh dh C C dh C dh C C C dh C C al C C C dh dh dh dh dh C C C C C C C C C C C C C C C C C C C C + + C C + + C C + + C C + + C C + + C C + + C C + + C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C + + C C + + C C + + C C + + C C + + C C + + C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C + + + + C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C 45 46 61 47 48 to 4f 04 05 06 60 92 07 08 to 0f 85 86 87 88 to 8f d5 d6 d4 d7 e3 e4 c5 c6 c4 93 c7 f3 e7 e2 f2 e1 f1 82 83 e6 70 71 e5 10 a8 to af a0 to a7 42 43 f7 f6 f5 f0
43 mb89180 series table 3 arithmetic operation instructions (62 instructions) (continued) mnemonic ~ # operation tl th ah n z v c op code addc a,ri addc a,#d8 addc a,dir addc a,@ix +off addc a,@ep addcw a addc a subc a,ri subc a,#d8 subc a,dir subc a,@ix +off subc a,@ep subcw a subc a inc ri incw ep incw ix incw a dec ri decw ep decw ix decw a mulu a divu a andw a orw a xorw a cmp a cmpw a rorc a rolc a cmp a,#d8 cmp a,dir cmp a,@ep cmp a,@ix +off cmp a,ri daa das xor a xor a,#d8 xor a,dir xor a,@ep xor a,@ix +off xor a,ri and a and a,#d8 and a,dir 3 2 3 4 3 3 2 3 2 3 4 3 3 2 4 3 3 3 4 3 3 3 19 21 3 3 3 2 3 2 2 2 3 3 4 3 2 2 2 2 3 3 4 3 2 2 3 1 2 2 2 1 1 1 1 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 2 2 1 2 1 1 1 1 2 2 1 2 1 1 2 2 (a) ? (a) + (ri) + c (a) ? (a) + d8 + c (a) ? (a) + (dir) + c (a) ? (a) + ( (ix) +off) + c (a) ? (a) + ( (ep) ) + c (a) ? (a) + (t) + c (al) ? (al) + (tl) + c (a) ? (a) - (ri) - c (a) ? (a) - d8 - c (a) ? (a) - (dir) - c (a) ? (a) - ( (ix) +off) - c (a) ? (a) - ( (ep) ) - c (a) ? (t) - (a) - c (al) ? (tl) - (al) - c (ri) ? (ri) + 1 (ep) ? (ep) + 1 (ix) ? (ix) + 1 (a) ? (a) + 1 (ri) ? (ri) - 1 (ep) ? (ep) - 1 (ix) ? (ix) - 1 (a) ? (a) - 1 (a) ? (al) (tl) (a) ? (t) / (al),mod ? (t) (a) ? (a) (t) (a) ? (a) (t) (a) ? (a) " (t) (tl) - (al) (t) - (a) (a) - d8 (a) - (dir) (a) - ( (ep) ) (a) - ( (ix) +off) (a) - (ri) decimal adjust for addition decimal adjust for subtraction (a) ? (al) " (tl) (a) ? (al) " d8 (a) ? (al) " (dir) (a) ? (al) " ( (ep) ) (a) ? (al) " ( (ix) +off) (a) ? (al) " (ri) (a) ? (al) (tl) (a) ? (al) d8 (a) ? (al) (dir) C C C C C C C C C C C C C C C C C C C C C C C dl C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C 00 C C C C C C C C C C C C C C C C C C C C C C C C C C C C dh C C C C C C dh C C C C dh C C C dh dh 00 dh dh dh C C C C C C C C C C C C C C C C C C C C + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + C C C C C C C C C + + C C + + + C C C C C C C C C + + C C C C C C C C C C + + r C + + r C + + r C + + + + + + + + + + C + + + C + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + r C + + r C + + r C + + r C + + r C + + r C + + r C + + r C + + r C 28 to 2f 24 25 26 27 23 22 38 to 3f 34 35 36 37 33 32 c8 to cf c3 c2 c0 d8 to df d3 d2 d0 01 11 63 73 53 12 13 03 02 14 15 17 16 18 to 1f 84 94 52 54 55 57 56 58 to 5f 62 64 65 a c ? ? ?? a c
44 mb89180 series (continued) table 4 branch instructions (17 instructions) table 5 other instructions (9 instructions) mnemonic ~ # operation tl th ah n z v c op code and a,@ep and a,@ix +off and a,ri or a or a,#d8 or a,dir or a,@ep or a,@ix +off or a,ri cmp dir,#d8 cmp @ep,#d8 cmp @ix +off,#d8 cmp ri,#d8 incw sp decw sp 3 4 3 2 2 3 3 4 3 5 4 5 4 3 3 1 2 1 1 2 2 1 2 1 3 2 3 2 1 1 (a) ? (al) ( (ep) ) (a) ? (al) ( (ix) +off) (a) ? (al) (ri) (a) ? (al) (tl) (a) ? (al) d8 (a) ? (al) (dir) (a) ? (al) ( (ep) ) (a) ? (al) ( (ix) +off) (a) ? (al) (ri) (dir) C d8 ( (ep) ) C d8 ( (ix) + off) C d8 (ri) C d8 (sp) ? (sp) + 1 (sp) ? (sp) C 1 C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C + + r C + + r C + + r C + + r C + + r C + + r C + + r C + + r C + + r C + + + + + + + + + + + + + + + + C C C C C C C C 67 66 68 to 6f 72 74 75 77 76 78 to 7f 95 97 96 98 to 9f c1 d1 mnemonic ~ # operation tl th ah n z v c op code bz/beq rel bnz/bne rel bc/blo rel bnc/bhs rel bn rel bp rel blt rel bge rel bbc dir: b,rel bbs dir: b,rel jmp @a jmp ext callv #vct call ext xchw a,pc ret reti 3 3 3 3 3 3 3 3 5 5 2 3 6 6 3 4 6 2 2 2 2 2 2 2 2 3 3 1 3 1 3 1 1 1 if z = 1 then pc ? pc + rel if z = 0 then pc ? pc + rel if c = 1 then pc ? pc + rel if c = 0 then pc ? pc + rel if n = 1 then pc ? pc + rel if n = 0 then pc ? pc + rel if v " n = 1 then pc ? pc + rel if v " n = 0 then pc ? pc + rei if (dir: b) = 0 then pc ? pc + rel if (dir: b) = 1 then pc ? pc + rel (pc) ? (a) (pc) ? ext vector call subroutine call (pc) ? (a),(a) ? (pc) + 1 return from subrountine return form interrupt C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C dh C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C + C C C + C C C C C C C C C C C C C C C C C C C C C C C C C C restore fd fc f9 f8 fb fa ff fe b0 to b7 b8 to bf e0 21 e8 to ef 31 f4 20 30 mnemonic ~ # operation tl th ah n z v c op code pushw a popw a pushw ix popw ix nop clrc setc clri seti 4 4 4 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 C C C C C C C C C C C C C C C C C C C dh C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C r C C C s C C C C C C C C 40 50 41 51 00 81 91 80 90
45 mb89180 series l h n instruction map 0123456789abcdef 0 nop swap ret reti pushw a popw a mov a,ext movw a,ps clri seti clrb dir: 0 bbc dir: 0,rel incw a decw a jmp @a movw a,pc 1mulu a divu a jmp addr16 call addr16 pushw ix popw ix mov ext,a movw ps,a clrc setc clrb dir: 1 bbc dir: 1,rel incw sp decw sp movw sp,a movw a,sp 2 rolc a cmp a addc a subc a xch a, t xor a and a or a mov @a,t mov a,@a clrb dir: 2 bbc dir: 2,rel incw ix decw ix movw ix,a movw a,ix 3 rorc a cmpw a addcw a subcw a xchw a, t xorw a andw a orw a movw @a,t movw a,@a clrb dir: 3 bbc dir: 3,rel incw ep decw ep movw ep,a movw a,ep 4mov a,#d8 cmp a,#d8 addc a,#d8 subc a,#d8 xor a,#d8 and a,#d8 or a,#d8 daa das clrb dir: 4 bbc dir: 4,rel movw a,ext movw ext,a movw a,#d16 xchw a,pc 5mov a,dir cmp a,dir addc a,dir subc a,dir mov dir,a xor a,dir and a,dir or a,dir mov dir,#d8 cmp dir,#d8 clrb dir: 5 bbc dir: 5,rel movw a,dir movw dir,a movw sp,#d16 xchw a,sp 6 mov a,@ix +d cmp a,@ix +d addc a,@ix +d subc a,@ix +d mov @ix +d,a xor a,@ix +d and a,@ix +d or a,@ix +d mov @ix +d,#d8 cmp @ix +d,#d8 clrb dir: 6 bbc dir: 6,rel movw a,@ix +d movw @ix +d,a movw ix,#d16 xchw a,ix 7mov a,@ep cmp a,@ep addc a,@ep subc a,@ep mov @ep,a xor a,@ep and a,@ep or a,@ep mov @ep,#d8 cmp @ep,#d8 clrb dir: 7 bbc dir: 7,rel movw a,@ep movw @ep,a movw ep,#d16 xchw a,ep 8mov a,r0 cmp a,r0 addc a,r0 subc a,r0 mov r0,a xor a,r0 and a,r0 or a,r0 mov r0,#d8 cmp r0,#d8 setb dir: 0 bbs dir: 0,rel inc r0 dec r0 callv #0 bnc rel 9mov a,r1 cmp a,r1 addc a,r1 subc a,r1 mov r1,a xor a,r1 and a,r1 or a,r1 mov r1,#d8 cmp r1,#d8 setb dir: 1 bbs dir: 1,rel inc r1 dec r1 callv #1 bc rel amov a,r2 cmp a,r2 addc a,r2 subc a,r2 mov r2,a xor a,r2 and a,r2 or a,r2 mov r2,#d8 cmp r2,#d8 setb dir: 2 bbs dir: 2,rel inc r2 dec r2 callv #2 bp rel bmov a,r3 cmp a,r3 addc a,r3 subc a,r3 mov r3,a xor a,r3 and a,r3 or a,r3 mov r3,#d8 cmp r3,#d8 setb dir: 3 bbs dir: 3,rel inc r3 dec r3 callv #3 bn rel cmov a,r4 cmp a,r4 addc a,r4 subc a,r4 mov r4,a xor a,r4 and a,r4 or a,r4 mov r4,#d8 cmp r4,#d8 setb dir: 4 bbs dir: 4,rel inc r4 dec r4 callv #4 bnz rel d mov a a,r5 cmp a,r5 addc a,r5 subc a,r5 mov r5,a xor a,r5 and a,r5 or a,r5 mov r5,#d8 cmp r5,#d8 setb dir: 5 bbs dir: 5,rel inc r5 dec r5 callv #5 bz rel emov a,r6 cmp a,r6 addc a,r6 subc a,r6 mov r6,a xor a,r6 and a,r6 or a,r6 mov r6,#d8 cmp r6,#d8 setb dir: 6 bbs dir: 6,rel inc r6 dec r6 callv #6 bge rel fmov a,r7 cmp a,r7 addc a,r7 subc a,r7 mov r7,a xor a,r7 and a,r7 or a,r7 mov r7,#d8 cmp r7,#d8 setb dir: 7 bbs dir: 7,rel inc r7 dec r7 callv #7 blt rel
46 mb89180 series n mask options no. part number mb89181/182/183 mb89p185 mb89pv180 specifying procedure specify when ordering masking set with eprom programmer setting not possible 1 pull-up resistors p00 to p07, p10 to p17 can be set per pin (p10 to p17 are available only when segment output is not selected.) can be set per pin (p10 to p17 are available only when segment output is not selected.) fixed to without pull- up resistor 2 pull-up resistors p40 to p47, p50 to p57 can be set per pin (available only when segment output is not selected.) fixed to without pull- up resistor 3 pull-up resistors p20 to p27 can be set per pin fixed to without pull- up resistor 4 power-on reset with power-on reset without power-on reset selectable selectable fixed to with power- on reset 5 selection of oscillation stabilization delay time the initial value of the main clock oscillation stabilization time is selectable by bit value of wtm1 and wtm0. selectable wtm1 wtm0 00:2 2 /f ch 01:2 12 /f ch 10:2 16 /f ch 11:2 18 /f ch selectable wtm1 wtm0 00:2 2 /f ch 01:2 12 /f ch 10:2 16 /f ch 11:2 18 /f ch fixed to oscillation stabilization time of 2 16 /f ch 6 main clock oscillation type crystal or ceramic oscillator cr selectable crystal or ceramic oscillator crystal or ceramic oscillator 7 reset pin output with reset output without reset output selectable selectable with reset output 8 clock mode selection dual-clock mode single-clock mode selectable selectable fixed to dual-clock mode 9 segment output selection 32 segments:no port selection 28 segments:selection of p17 to p14 24 segments: selection of p17 to p10 20 segments:selection of p17 to p10,and p57 to p54 16 segments:selection of p17 to p10,and p57 to p50 12 segments:selection of p17 to p10,p57 to p50, and p47 to p44 8 segments: selection of p17 to p10,p57 to p50, and p47 to p40 selectable selects the number of segments. -101: 32 segments -102: 28 segments -103: 24 segments -104: 20 segments -105: 16 segments -106: 12 segments -107: 8 segments
47 mb89180 series n ordering information part number package remarks mb89181pf mb89182pf MB89183pf mb89p185pf-101 mb89p185pf-102 mb89p185pf-103 mb89p185pf-104 mb89p185pf-105 mb89p185pf-106 mb89p185pf-107 64-pin plastic qfp (fpt-64p-m06) mb89181fm mb89182fm MB89183fm mb89p185pfm-101 mb89p185pfm-102 mb89p185pfm-103 mb89p185pfm-104 mb89p185pfm-105 mb89p185pfm-106 mb89p185pfm-107 64-pin plastic qfp (fpt-64p-m09) mb89181pfv mb89182pfv MB89183pfv 64-pin plastic sqfp (fpt-64p-m03) mb89pv180cf-101 mb89pv180cf-102 mb89pv180cf-103 mb89pv180cf-104 mb89pv180cf-105 mb89pv180cf-106 mb89pv180cf-107 64-pin ceramic mqfp (mqp-64c-p01)
48 mb89180 series +0.20 C0.10 +.008 C.004 +0.05 C0.02 +.002 C.001 lead no. (stand off) 64 49 48 33 32 17 16 1 nom (.512) ref (.384) 13.00 9.75 (.012.004) 0.300.10 0.65(.0256)typ 12.000.10(.472.004)sq 14.000.20(.551.008)sq (.020.008) (.004.004) 0.100.10 0.500.20 0 10 details of "a" part "a" 1.50 .059 0.127 .005 1 pin index 0.10(.004) m 0.13(.005) dimensions in mm (inches). n package dimensions 64 pin, plastic qfp (fpt-64p-m09) "a" lead no. 64 52 32 0.25(.010) 0.30(.012) 51 33 1 19 20 index typ (.016.004) 0.400.10 1.00(.0394) 0.150.05(.006.002) 18.00(.709)ref 22.300.40(.878.016) (stand off) 0.05(.002)min 3.35(.132)max (.551.008) 14.000.20 (.642.016) 16.300.40 ref 12.00(.472) (.736.016) 18.700.40 20.000.20(.787.008) 24.700.40(.972.016) (.047.008) details of "b" part 1.200.20 0 10 details of "a" part 0.18(.007)max 0.63(.025)max 0.10(.004) "b" m 0.20(.008) 1994 fujitsu limited f64013s-3c-2 c (mounting height) 64-pin plastic qfp (fpt-64p-m06) dimensions in mm (inches)
49 mb89180 series c 1995 fujitsu limited f64009s-2c-5 0.10(.004) .005 ?.001 +.002 ?0.02 +0.05 0.127 .059 ?.004 +.008 ?0.10 +0.20 1.50 "a" 0.500.20 (.020.008) details of "a" part 0 10? 33 32 17 16 1 64 49 48 index lead no. (stand off) 12.000.20(.472.008)sq 10.000.10(.394.004)sq 0.500.08 (.0197.0031) .007 ?.001 +.003 ?0.03 +0.08 0.18 11.00 7.50 (.295) ref (.433) nom 0.100.10 (.004.004) (mounting height) (continued) 64 pin, plasticlqfp (fpt-64p-m03) 64-pin ceramic mqfp (mqp-64c-p01) +0.40 C0.20 +.016 C.008 +0.40 C0.20 +.016 C.008 1.20 .047 12.00(.472)typ (.039.010) 1.000.25 typ 18.00(.709) (.039.010) 1.000.25 (.016.004) 0.400.10 1.20 .047 (.016.004) 0.400.10 max 10.82(.426) (.006.002) 0.150.05 0.50(.020)typ 11.68(.460)typ 9.48(.373)typ 7.62(.300)typ 0.30(.012)typ (.050.005) 1.270.13 (.713.008) 18.120.20 typ 14.22(.560) typ 12.02(.473) typ 10.16(.400) typ 24.70(.972) (.878.013) 22.300.33 (.050.005) 1.270.13 typ 0.30(.012) index area 18.70(.736)typ (.642.013) 16.300.33 (.613.008) 15.580.20 1994 fujitsu limited m64004sc-1-3 c dimensions in mm (inches). dimensions in mm (inches)
24 fujitsu limited for further information please contact: japan fujitsu limited corporate global business support division electronic devices kawasaki plant, 4-1-1, kamikodanaka nakahara-ku, kawasaki-shi kanagawa 211-88, japan tel: (044) 754-3763 fax: (044) 754-3329 north and south america fujitsu microelectronics, inc. semiconductor division 3545 north first street san jose, ca 95134-1804, u.s.a. tel: (408) 922-9000 fax: (408) 432-9044/9045 europe fujitsu mikroelektronik gmbh am siebenstein 6-10 63303 dreieich-buchschlag germany tel: (06103) 690-0 fax: (06103) 690-122 asia paci? fujitsu microelectronics asia pte. limited #05-08, 151 lorong chuan new tech park singapore 556741 tel: (65) 281-0770 fax: (65) 281-0220 f9703 ? fujitsu limited printed in japan all rights reserved. the contents of this document are subject to change without notice. customers are advised to consult with fujitsu sales representatives before ordering. the information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. also, fujitsu is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams. fujitsu semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). caution: customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with fujitsu sales representatives before such use. the company will not be responsible for damages arising from such use without prior approval. any semiconductor devices have inherently a certain rate of failure. you must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. if any products described in this document represent goods or technologies subject to certain restrictions on export under the foreign exchange and foreign trade control law of japan, the prior authorization by japanese government should be required for export of those products from japan.

▲Up To Search▲

Price & Availability of MB89183

	To Download MB89183 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .